Requirements for practical IDDQ testing of deep submicron circuits. Conference Quiescent Current for IDDQ TestingÓ, IEEE VLSI Test. Symp. , pp. By this definition, all CMOS circuits are % IDDQ testable. Faults detected by I DDQ tests: Bridging Faults: Shorts between two nodes causing. IDDQ testing is a cost effective test strategy for digital CMOS ICs with the voltage on the circuit s output pins) and/or IDDQ Test Sets (the ATE stimulates VLSI. Xerox. Yamaha. Cadence Design Systems Inc. \ Veda Design.
|Published (Last):||8 March 2006|
|PDF File Size:||18.11 Mb|
|ePub File Size:||12.78 Mb|
|Price:||Free* [*Free Regsitration Required]|
However, Iddq is so useful that designers are taking steps to keep it working.
This page was last edited on 11 Novemberat It relies on measuring the supply current Idd in the quiescent state when the circuit is not switching and inputs are held at static values. Retrieved 11 November Compared to scan chain testingIddq testing is time consuming, and thus more expensive, as is achieved by current measurements that take much more time than reading digital pins in mass production.
Also, increasing circuit size means a single fault will have a lower percentage effect, making it harder for the test to detect. Retrieved from ” https: Typical Iddq tests may use 20 or so inputs.
Iddq testing is somewhat more complex than just measuring the supply current. Iddq testing is a method for testing CMOS integrated circuits for the presence of manufacturing faults.
One particular technique that helps is power gatingwhere the entire power supply to each block can be switched off using a low leakage switch. From Wikipedia, the free encyclopedia.
Iddq testing – Wikipedia
This allows each block to be tested individually or in combination, which makes the tests much easier when compared to testing the whole chip. Design, Automation and Test in Europe.
This has the advantage of checking the chip for many possible faults with one measurement. Sabade, Sagar; Walker, D.
This makes it difficult to tell a low leakage part with a defect from a naturally high leakage part. This is because the observability is through the shared power supply connection. As device geometry shrinks, i.
However, uddq different input that attempts to set the signal to 0 will show a large increase in quiescent current, signalling a bad part.
Iddq testing uses the principle that in a correctly operating quiescent CMOS digital circuitthere is no static current path between the power supply and ground, except for a small amount of leakage. Many common semiconductor manufacturing faults will cause the current to increase by orders of magnitude, which can be easily detected.
If a line is shorted tesying Vdd, for cidcuits, it will still draw no extra current if the gate driving the signal is attempting to set it to ‘1’.
Another advantage is that it may catch faults that are not found by conventional stuck-at fault test vectors. Note that Iddq test inputs require only controllabilityand not observability.